(1)
Patmanathan, G.; Ooi, C. Y.; Ismail, N. .; Aid, S. THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS. JET 2024, 15.