Patmanathan, G., Ooi, C. Y., Ismail, N. ., & Aid, S. (2024). THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS. Journal of Engineering and Technology (JET), 15(2), 203–218. https://doi.org/10.54554/jet.2024.15.02.013