Patmanathan, G., Chia Yee Ooi, N. Ismail, and S.R. Aid. 2024. “THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS”. Journal of Engineering and Technology (JET) 15 (2):203-18. https://doi.org/10.54554/jet.2024.15.02.013.