G. Patmanathan, C. Y. Ooi, N. . Ismail, and S. Aid, “THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS”, JET, vol. 15, no. 2, Dec. 2024.