Patmanathan, G., C. Y. Ooi, N. . Ismail, and S. Aid. “THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS”. Journal of Engineering and Technology (JET), vol. 15, no. 2, Dec. 2024, pp. 203-18, doi:10.54554/jet.2024.15.02.013.