Patmanathan, G., Chia Yee Ooi, N. Ismail, and S.R. Aid. “THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS”. Journal of Engineering and Technology (JET) 15, no. 2 (December 23, 2024). Accessed January 4, 2025. https://jet.utem.edu.my/jet/article/view/6565.