Patmanathan G, Ooi CY, Ismail N, Aid S. THERMAL-AWARE TEST SCHEDULING AND FLOOR PLANNING FOR THREE-DIMENSIONAL STACKED INTEGRATED CIRCUITS. JET [Internet]. 2024Dec.23 [cited 2025Jan.4];15(2). Available from: https://jet.utem.edu.my/jet/article/view/6565