IMPLEMENTATION OF MINIMIZED MARCH SR ALGORITHM IN A MEMORY BIST CONTROLLER
Abstract
Memory Built-In Self-Test (MBIST) is essential in testing memories on a chip. Its efficiency depends on its fault coverage and the complexity of the algorithm used, which defines the test sequence to be applied to every cell of the memory under the test. This paper presents the implementation of a minimized-complexity March SR algorithm in an MBIST controller for detecting unlinked static faults in an SRAM. It was implemented as a User-Defined Algorithm (UDA), which was hard-coded in the MBIST controller. The simulations validated its functionality and fault detection ability, producing similar fault coverage as the initial March SR algorithm with a shorter test completion time.
Downloads
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2023 Journal of Engineering and Technology (JET)
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Thank you for your interest in submitting your manuscript to the Journal of Engineering and Technology (JET).
JET publishes only original works. Manuscripts must not be previously published or under consideration by any other publications. Papers published in JET may not be published again in whole or in part without permission. Please review these guidelines for researching, writing, formatting and submitting your manuscript. Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International (CC BY-NC-ND 4.0).
Those submitting manuscripts should be carefully checked to ensure that all works contributed to the manuscript are acknowledged. The list of authors should include all those who can legitimately claim authorship. Manuscript should only be submitted for consideration once consent is given by all contributing authors using Transfer of Copyright form.